

Using Manycore Processors in Complex Embedded Systems

with Kalray MPPA® customer cases

Teratec Forum - June 25-26, 2013 Visit us on booth #10





Presentation Outline

- Kalray: the company, products and markets
- The rising of Manycore architectures
 - Feartures and benefits
- Using Manycore processors
 - Concrete customer cases
- Q&A



Kalray at A Glance

- Founded in 2008 located in Paris, Grenoble (France) & Tokyo (Japan)
- 55+ people
- Independent and unique technology: MPPA® MANYCORE processor
 (Multi-Purpose Processing Array) and software programming environment
- Targeting the industrial, embedded and computing intensive markets
- Large patent portfolio
- Several awards over the past years
 - Kalray ranked in "EETimes' silicon 60: Hot start up to watch" in 2012
 - "Best technology award" from "Les Trophées de l'Embarqué" in 2012
 - "Startup of the year" by ElectroniqueS magazine in 2013





First MPPA®-256 Chips with CMOS 28nm TSMC



Released November 2012

- High processing performance
 700 GOPS 230 GFLOPS
- Low power consumption 5W

High execution predictability

Software programmable



KALRAY, a global solution



Powerful, Low Power and Programmable Processors





C/C++ based Software Development Kit (SDK) for massively parallel programing





Development platform Reference Design Board





Reference Design board Application specific boards Multi-MPPA or Single-MPPA boards







Target Application Areas

INTENSIVE COMPUTING

- Finance
- Numerical Simulation
- Geophysics
- Life sciences



EMBEDDED SYSTEMS

- Signal Processing
- Aerospace/Defence
- Transport
- Industrial Automation
- Video Protection



IMAGE & VIDEO

- Broadcast
- Medical Imaging
- Digital Cinema
- · Augmented reality
- Vision



TELECOM / NETWORKING


- Packet Switching
- Network Optimisation
- Security Services
- Software Defined Radio
- Software Defined Network





MPPA MANYCORE Roadmap

Architecture scalability for high performances and low power



1st core generation 50 GFLOPS/W

2nd core generation 80 GFLOPS/W

3rd core generation 100 GFLOPS/W



Kalray Software Development Kit MPPA ACCESSCORE – MPPA ACCESSLIB





Standard C/C++
Programming
Environment

Simulators & Profilers, Debuggers & System Trace

Operating Systems & Device Drivers



Dataflow Programming FPGA Style

Programming
DSP Style

Streaming Programming GPU Style




The rising of Manycore architectures





Single-Threaded Integer Performance





- +52% increase yoy from 1996 to 2004
- +21% from 2007 to 2011
- Current figures suggest a +10% increase yoy since 2011 for most CPUs


No more progress in time scale, so enlarge in space with more cores



Multicore CPUs vs GPUs vs Manycore







CPU

- CPU are optimized for sequential code performance
- Sophisiticated Control Logic to execute several instruction at the same time
- Very large cache to reduce access time to instruction and data of complex applications
- Clock frequency limits reached long ago
- 50 to 150 Watt

CONSTRAINED BY

• Power consumption, Complexity, Scalability

GPU

- Originates from the video game industry
- Very simple control units and huge number of floating point units working in parallel
- SIMD processing model
- Smaller cache than CPUs
- 20 to 300 Watt

CONSTRAINED BY

• Power consumption, Programming model, Communication overhead

Manycore


- Rich CPU-like Control units + FPU
- Cluster of processors share a local memory
- Clusters communicate through a high speed low latency network on chip
- MIMD paradigm (Multiple instructions Multiple Data) rather than MIMD
- 5 to 10 Watt


CONSTRAINED BY

Disruptive technology adoption curve



MPPA® Technology Compared to GPU & CPU





Source: Bill Dally, "To ExaScale and Beyond" - NVidia

230 GFlops 5 W

~50

3000 GFlops 300 W

~10

700 GFlops 130 W

~5



MPPA®-256 Processor Hierarchical Architecture

VLIW Core Compute Cluster Manycore Processor DOR Static Memory Controller GP10s D-Noc C-Noc Router Router BCU DMA C-NoC DSU Core Shared C0 C1 C4 C5 Memory C2 C3 C6 C7 C8 C12 C13 C9 C10 C11 C14 C15 PF ID RR E3 GPIOs Instruction Level **Thread Level Process Level Parallelism Parallelism Parallelism**



Kalray's MPPA customer cases






Intensive Computing Driving Factors


- Computing efficiency (GFlops/Watt)
 - Energy consumption becomes an absolute barrier whether in high-end embedded sytems or data-centers
- Hardware efficiency (GFlops/\$)
 - Remove unnecessary hardware overhead
- Bandwidth (MB/s)
 - Bring data in and out fast and avoid bus bottleneck




Signal Processing Example

- Radar applications: STAP, ...
- Beam forming : Sonar, Echography
- Software Defined Radio (SDR)
- Dedicated libraries (FFT, FTFR, ...)









16

Well suited for massively parallel architectures

MPPA as an alternative to DSP+FPGA or CPU+GPU platforms



Customer case #1

- Healthcare industry sector
- Electronic device performing real time, very intensive signal and image processing tasks
- Current status
 - Uses conventional CPU+GPU
- Problems identified
 - Excessive energy footprint: won't fit conventional electric setup at customer site, too bulky, too noisy.
 - GPUs hard to program and almost complete lack of tools for debugging/profiling/optimization work.
 - Totally inadequate for a forthcoming portableversion of the device



Kalray's 3-step Approach

Analyze


 Profile legacy code using MPPA ACCESSCORE simulation tools


2. Parallelize

 Use MPPA Dataflow to express parallelism at a high level


3. Optimize

- Automatically map application on the 256 cores of MPPA processor
- Run the code, trace and fine tune













Customer Benefits





Hardware benefits

- GFlops/W is 4x better
- No need for host CPU (better GFlops/\$)
- Extensible processing array without PCI bus
- MPPA v2 triples the GFlops/W

Software benefits

- Porting effort < one month of work
- Powerful and unique optimization tools

19

- Unified toolset Host + MPPA
- No need to change the code when extending the processing array



Q&A

www.kalray.eu - info@kalray.eu Visit us at Teratec Booth #10